Abstract-This paper presents the basis of the modeling of the MOS transistor for circuit simulation at RF. A physical equivalent circuit that can easily be implemented as a Spice subcircuit is first derived. The subcircuit includes a substrate network that accounts for the signal coupling occurring at HF from the drain to the source and the bulk. It is shown that the latter mainly affects the output admittance 22 . The bias and geometry dependence of the subcircuit components, leading to a scalable model, are then discussed with emphasis on the substrate resistances. Analytical expressions of the parameters are established and compared to measurements made on a 0.25-m CMOS process. The parameters and transit frequency simulated with this scalable model versus frequency, geometry, and bias are in good agreement with measured data. The nonquasi-static effects and their practical implementation in the Spice subcircuit are then briefly discussed. Finally, a new thermal noise model is introduced. The parameters used to characterize the noise at HF are then presented and the scalable model is favorably compared to measurements made on the same devices used for the -parameter measurement.
I. INTRODUCTION
T ODAY, deep-submicrometer CMOS processes typically reach the 50-GHz region and offer low noise figures, making them serious alternative for RF circuits integration [1] - [5] . In addition, CMOS offers very large scale integration (VLSI) capabilities allowing for a high level of integration. The feasibility of RF CMOS circuits integration has been demonstrated with prototypes that used even older CMOS processes [10] . There is no doubt that in the coming years new wireless products will appear with CMOS as the technology used for the integration of the RF portion [6] - [12] .
Nevertheless, the design of RF circuits for real products remains a challenge due to the strong constraints on power consumption and noise that leave very little margins for the RF IC designer. Therefore, it is crucial to be able to accurately predict the performance of the CMOS RF circuits in order to reduce design cycles and have first-time success. Although good results can be obtained for lower frequency circuits (typically below 100 MHz), the simulation of RF circuits in the gigahertz frequency range with the available MOS compact models such as BSIM3v3 [13] , [14] , MOS Model 9 [15] , [16] , or EKV [17] - [20] without consideration of the parasitic components gives inaccurate or even wrong results. Therefore, these models have to be enhanced in order to be used for RF CMOS IC design. It can be shown that the strict minimum to improve the models used for RF circuit simulation is to add terminal resistances, mainly a gate resistance [21] , [22] . However, this is not sufficient. At HF, the signal coupling through the substrate has to be accounted for by adding adequate substrate resistances [21] , [23] - [32] . Also, nonquasi-static (NQS) effects have to be accounted for at least for the slower -channel device and/or for nonminimum channel length devices used for example in bias circuits [21] , [36] - [51] . 1 Section II presents the modeling of the MOS transistor at RF with emphasis on the small-signal operation in strong inversion and in saturation. Simple expressions for the parameters are derived that are useful for direct parameter extraction and for circuit analysis and optimization. Section III discusses the noise properties of the MOS at HF and gives simple expressions for the four noise parameters.
II. MOS TRANSISTOR MODELING AT RF

A. MOST Equivalent Circuit at RF
Although it is always possible to have a detailed equivalent circuit that accounts for all the physical elements that are part of the RF MOS transistor, it is often too complex to be implemented as a compact model or a subcircuit for circuit simulation purposes. Moreover, many of the component values would be difficult or even impossible to extract and the subcircuit would contain too many internal nodes which would significantly increase the simulation time. As is often the case in modeling, a tradeoff has to be found between accuracy and efficiency. A good compromise is obtained when simplifying the complete detailed equivalent circuit to the one presented in Fig. 1 [21] , [25] - [32] , which from experience has shown to be sufficient for most RF circuit simulation. In order to implement this equivalent circuit in a Spice simulator as a subcircuit (SUBCKT), all the extrinsic components have been pulled out of the MOS transistor compact model, so that the MOS transistor symbol only represents the intrinsic part of the device. This allows to have access to internal nodes and model extrinsic components such as series resistances and overlap capacitances in a different way than what is available in the compact model.
The source and drain series resistors have been added outside the MOS model since the internal series resistances are only "soft" resistances embedded in the expression used to calculate the drain current to account for the dc voltage drop across the source and drain resistances, but they do not add any poles and are therefore invisible for ac simulation. The gate resistance is usually not part of the MOS compact model, but plays a fundamental role in RF circuits and therefore has to be added to. The substrate resistors , , and have been added to account for the signal coupling through the substrate. This effect will be discussed in more detail in Section II-E. The source-to-bulk and drain-to-bulk diodes are also part of the compact model but their anodes are connected to the same substrate node. The diodes internal to the compact model have therefore also been turned off and two external diodes and have been added in order to account for the substrate resistance existing between the source and the drain diffusions. Note that the intrinsic substrate node should be connected at some point along the resistor, but simulations have shown that connecting the intrinsic substrate to the source or the drain side of have little influence on the parameters. Therefore, the intrinsic substrate has been connected to the source side of in order to save one node and one component. In Fig. 1(b) , two bias-dependent overlap capacitances and have been added. This is not always required, depending on the compact model used. For example, BSIM3v3 accounts for bias-dependent overlap capacitances that, if extracted correctly, have shown a sufficient accuracy. Pulling them out allows also one to correct for the inaccuracies of the intrinsic capacitances appearing for short-channel devices. The circuit of Fig. 1(b) can then easily be implemented in Spice as a subcircuit as shown in Fig. 1(c) . 
B. Small-Signal Circuit in Saturation
The small-signal equivalent circuit of Fig. 1(b) is shown in Fig. 2 where it has been assumed that the MOS transistor operates in saturation and in quasi-static regime [21] . The voltagecontrolled current sources (VCCS) are defined as (1) for substrate-referenced models (such as EKV) or (2) for source-referenced models (such as BSIM3v3 or MOS model 9) with
The slope factor 2 used in (3) is equal to (4) which depends on the gate-to-bulk voltage and typically ranges from 1.6 in weak inversion to 1.3 in strong inversion for an -channel transistor (1.4-1.2 for the channel) [18] , [21] .
C. Component Bias Dependence
The capacitances shown in Fig. 2 include both intrinsic and extrinsic parts (5) where , and are the intrinsic capacitances, , and are the overlap capacitances, and 2 The slope factor is related to the slope of the log (I ) 0 V characteristic in weak inversion which is equal to 1=(nU ) where U = kT=q [18] . and are the junction capacitances. Note that all these capacitances (including the overlap capacitances) are bias-dependent [21] . The long-channel intrinsic capacitances normalized to the total gate oxide capacitance are plotted versus the gate overdrive voltage in Fig. 3(a) .
is the number of fingers, and are the effective width and length of a single finger, and is the oxide capacitance per unit area. Capacitance corresponds to the total intrinsic gate capacitance . The shape of the intrinsic capacitances versus bias are slightly different for short-channel devices due mainly to polydepletion [21] , [53] and short-channel effects [21] , [54] . As an example, capacitance may typically look as shown by the dashed line in Fig. 3 .
The gate and source transadmittances and are given by (6) where and are, respectively, the gate and source transcapacitances [21] . According to (6) , the transcapacitances add a certain phase shift to the drain current variation that partly accounts for the propagation delay along the channel. They can be interpreted as a first-order approximation of the NQS effects [21] . The long-channel transcapacitances are plotted versus the overdrive voltage in Fig. 3(b) . It is interesting to note that, to first-order, the ratios between the transcapacitances and the related transconductances are equal (7) so the transadmittances can be rewritten as (8) It is worth mentioning that any charge-based compact model, such as BSIM3v3, MOS Model 9, or EKV, inherently have transcapacitances and therefore transadmittances given by (8) . Although the phase of the transadmittances given by (8) are equal to that of a first-order NQS model, their magnitude increases with frequency instead of decreasing as it would in the first-order (or higher order) NQS model. This difference has to be accounted for when implementing an NQS model on top of a charge-based model to avoid wrong magnitude andphase characteristics.
The overlap capacitances are also bias-dependent due to the lightly-doped source and drain (LDD) regions [55] . The overlap portion of the LDD regions behave similarly to a MOS capacitor of the opposite type than the channel. Therefore, when the transistor is biased in inversion, the overlap LDD regions may be in accumulation. Even though this bias dependence is accounted for in the BSIM3v3 compact model, it may be advantageous to include it into the separate overlap capacitances appearing in the subcircuit. By doing this, the capacitances and can not only account for the bias-dependent overlap capacitances but can also correct the intrinsic capacitance bias dependence for short-channel effects in the case they are not correctly accounted for. 3 Good results for the bias dependence of the overall gate-tosource and gate-to-drain capacitances have been obtained by using the simple empirical relation as described in [33] - [35] .
Note that all the terminal resistances as well as the substrate resistances are also bias-dependent. The bias dependence of the source and drain resistances is mostly due to the LDD regions. The gate resistance bias dependence results primarily from the distributed nature of the channel resistance and the oxide capacitance [21] , [32] . The substrate resistances may also be bias-dependent due to the variations of the depletion regions below the gate and surrounding the source and drain diffusions. Although they could be implemented in the subcircuit of Fig. 1 , good results have been obtained without accounting for the bias dependencies of these resistances.
D. -Parameter Analysis
Since the capacitances are all approximately proportional to the total gate width and since the terminal resistances are inversely proportional to , the time constant due to the terminal resistances depend only on the gate length , the overlap length , or the diffusion width [31] . The latter dimensions are usually taken as minimum to achieve the highest cutoff frequency. Therefore, the poles due to the ter-minal resistances are at a much higher frequency than typically the transit frequency, so that they basically can be neglected when calculating the parameters and the related quantities. Neglecting also the substrate resistances in the small-signal circuit of Fig. 2 allows one to derive the following analytical expressions for the parameters: (9) where it has also been assumed that . Equation (9) has been verified experimentally in Fig. 4 , which shows a comparison between the measured (after a two-step de-embedding process), the simulated, and the analytical parameters for an -channel transistor with , m, m. The simulations have been performed with the complete quasi-static (QS) model of Fig. 1(b) , with the EKV v2.6 compact model. Fig. 4 shows that the analytical expressions match the measurements very well up to 10 GHz except for . This discrepancy is due to the substrate coupling effect discussed in the next section. Note that Fig. 4 also shows that there may be a big discrepancy in if the transcapacitance in (9) is neglected.
Note that the simplified parameters given by (9) can be used for a direct extraction of the RF model parameters from measurements as presented in [30] and [31] . For example, can be extracted from and from . In the linear region, and , whereas in saturation, and therefore . The gate resistance can be extracted as . The extraction of the substrate resistances requires a more complicated procedure described in [30] and [31] .
E. Substrate Coupling
At high frequency, the signal at the drain couples to the nearby source and the bulk terminals through the junction capacitance and the substrate resistances (cf. Fig. 1 ). As mentioned above and observed in Fig. 4 , this coupling mainly affects the output admittance . Fig. 5 shows the cross sections of multifinger RF MOS transistors where only the most important substrate resistances have been drawn. In order to match the equivalent circuit shown in Fig. 1(b) , equivalent capacitances and resistances have to be calculated from the individual capacitances and resistances shown in Fig. 5 . Since all the source (drain) diffusions are connected together via metal layers (assumed to have negligible resistances compared to the substrate resistances), the junction capacitances and as well as the substrate resistances , , and are given by (10) where and are, respectively, the number of source and drain diffusions. By symmetry, all the individual source (drain) junction capacitances are equal to that of a single source (drain) diffusion . 4 The same is valid for the individual drain-to-source substrate resistances , leading to (11) 4 Note that, in general, C 6 = C due to different source-to-bulk and drain-to-bulk voltages.
where and are the junction capacitances of a single source and drain diffusion and is the drain-to-source substrate sheet resistance which is typically k . The calculation of the source-to-bulk and drain-to-bulk substrate resistances needs to distinguish between even and odd numbers of fingers, as shown in Fig. 5(a) and (b). For a transistor with an even number of fingers, and since the outer source diffusions are closer to the bulk than the inner source diffusions and by symmetry and , resulting in and for even.
For a transistor with an odd number of fingers, , , and which results in for odd
Asimplescalingrule canbederivedforbulksubstratesif itisassumed that there are only substrate contacts on each side of the device which are parallel to the ending source or drain junctions, as sketched in Fig. 6 (i.e., no substrate contacts surrounding the device). In this case, the substrate currents will only flow in a perpen- diculardirectiontothesourceanddraindiffusionsresultinginsubstrate resistances inversely proportional to the fingerwidth and for even (14) and for odd (15) where and are the source-to-bulk and drain-to-bulk substrate resistances per unit length (i.e., transistor width) which typically range from 1 to 10 k m (for a bulk technology). The above scaling relations might not hold anymore if there are also substrate contacts surrounding the device, since in this case the substrate currents have a complicated three-dimensional distribution within the substrate. Also, note that and are bias-dependent, but this discussion is beyond the scope of this paper.
A comparison between several substrate resistive networks is presented in [77] . It is claimed that a single substrate resistor, corresponding to the circuit of Fig. 1 with , is adequate to accurately model the small-signal parameters up to 10 GHz. It is important to note that this is true only for devices having a large numbers of fingers ( for thedevices measured in [77] ) for which becomesnegligiblewithrespectto and .Also, even for devices with a large number of fingers, it was observed that the model with a single substrate resistor starts to deviate significantly from the measured data for frequencies above 10 GHz.
F. Parameters and Measurements
The subcircuit of Fig. 1 has been used to build a scalable RF MOS model using adequate scaling rules [31] . Both BSIM3v3 and EKV v2.6 have been used for the intrinsic compact model ( in the schematic of Fig. 1 ). The parameters have been obtained from the measured parameters which have been de-embedded using a two-step procedure [58] . DC parameters, including the series resistance parameter , have been extracted from dc measurements [59] . Most parameters specific to the RF part have been extracted using the methodology presented in [30] and [31] . A comparison between measured and simulated parameters versus frequency is presented in Fig. 7 . The simulation has been performed with three different models: 1) EKV v2.6 with parameters extracted for that particular device (line); 2) a scalable RF subcircuit with EKV v2.6 (dashed line); and 3) a scalable RF subcircuit with BSIM3v3. Both BSIM3v3 and EKV v2.6 show a very good match with measurements including the output admittance . There are small differences between the scalable models and the model optimized for the particular device mainly due to the simple scaling rules used for the substrate resistances. Note that the discrepancies in are not critical since is dominated by its imaginary part corresponding approximately to . Similar results have been obtained for other operating points and other device geometries using the same scalable model. The bias dependence has been checked by measuring the parameters at 1 GHz and sweeping the gate voltage. The de-embedded parameters are plotted versus the inversion factor in Fig. 8 , where is the specific current delimiting the regions of weak and strong inversion with [18] . The inversion factor is a useful way to characterize the state of inversion of the channel of a MOST in saturation: it is much larger than one in strong inversion, close to unity in the moderate inversion, and much smaller than one in weak inversion [18] . Note that depends on the transistor geometry according to [18] . A good match is obtained in Fig. 8 for EKV v2.6 except for . The reason for this discrepancy is that the model assumes that the gate resistance used in the subcircuit of Fig. 1 is only due to the poly-silicon gate resistance, which is bias-independent. Actually, part of includes the effects of the resistance in series with the gate-to-source intrinsic capacitance that models the distributed nature of the oxide capacitance and the channel resistance which is obviously bias-dependent. In the model of Fig. 1 , had to be overestimated in order to fit at a higher frequency (>2 GHz). This resulted in a value of that is smaller than the measured one, as can be observed in Fig. 8 .
The performance of RF devices are often evaluated by looking at their transit frequency which can be defined as the frequency for which the extrapolated small-signal current gain drops to unity. The measured for two -channel transistors having different gate lengths are plotted in Fig. 9 . The measurements are compared to simulations using the subcircuit of Fig. 1 with EKV v2.6 for the compact model. The simulation results agree well with the measured data over a wide bias range. The peaking of is due to the transistor leaving saturation and entering into the triode region. At this point, the transconductance starts to saturate or even decrease while the gate-to-drain intrinsic capacitance starts to increase making the reach a maximum and then sharply decrease.
G. Nonquasi-Static Effects
The quasi-static assumption used for deriving the small-signal circuit of Fig. 1 and the associated components does not hold anymore when the frequency gets close to the intrinsic cutoff frequency of the device defined as . 5 NQS effects may appear for nonminimum channel length transistors, particularly for p-channel MOS transistors (PFET's) which have a smaller mobility and therefore a smaller than n-channel MOS transistors (NFET's). Many NQS models have been proposed in the literature taking into account different effects and with different degrees of 5 Note that f = 1=(2 ) is always larger than f , typically f =f = 5 1 1 1 6.
approximation [21] , [36] - [51] . These models all require one to replace the intrinsic capacitances and transconductances with higher order admittances and transadmittances. This implementation is not straightforward in compact models since the poles and zeros require additional nodes internal to the compact model that have to be solved. NQS effects can be modeled at first-order by replacing each intrinsic capacitance by an RC series network. However, this is impossible to do without having access to the compact model implementation. This problem can be circumvented by using a voltage-controlled current source (VCCS) connected in parallel to the compact model intrinsic capacitances and transconductances, as shown in Fig. 10(a) and (c) . The VCCS can then be synthesized in many different ways in order to be implemented in Spice. This approach allows one to keep the QS intrinsic compact MOS model unchanged. Additional nodes are then added outside the QS compact model in order to implement the desired transadmittances. An example is shown in Fig. 10(b) and (d). The admittance and transadmittance corresponding to the circuits of Fig. 10(b) and (d) are given by (16) with , , , and . A first-order NQS model would require 
,
, and [21] , but the domain of validity of this first-order NQS model can be extended beyond the limit of by using the zero of (16) by setting and . The circuits of Fig. 10(c) and (d) have been added to the subcircuit of Fig. 1 for the simulation of a -channel MOS transistor with a nonminimum gate length m. The simulation results are very close to the measured parameters, as can be seen from Fig. 11 . It should be noticed that these results have been obtained with EKV v2.6 with the XQC switch [17] set to select the capacitive model instead of the charge-based model in order to avoid the left-hand-side zero of the intrinsic transadmittance, as discussed earlier.
III. NOISE MODELING AT RF
A. Noise Sources in the MOS Transistor
The different noise sources in the MOS transistor are shown in Fig. 12 together with their power spectral densities (PSD). They include: the noise at the drain , constituted by the channel thermal noise and the flicker noise , the terminal resistances thermal noise , , and the substrate resistances thermal noise , and . The flicker noise mainly affects the low-frequency performance of the device and can be ignored at high-frequency. 6 In addition to the channel thermal noise at the drain, at HF the local noise sources within the channel are capacitively coupled to the gate and generate an induced gate noise [21] , [61] - [68] .
B. Channel Thermal Noise
Although all the noise sources contribute to the total noise at HF, the dominant contribution still comes from the channel thermal noise having a PSD given by [18] and [21] with (17) where is the Boltzmann constant, is the absolute temperature in kelvin, is the channel thermal noise conductance, and is a bias-dependent factor, which for long-channel devices is equal to unity in the linear region and to in saturation [61] . is related to another factor defined as [61] ( 18) is a good figure of merit to compare the thermal noise performance of different transconductors. It shows how much noise is generated by the device at the input for a given transconductance. As stated by (18) , is proportional to and is typically equal to unity in strong inversion. For short-channel devices in saturation, might become larger than the long-channel value due to both velocity saturation and hot electrons [61] , [70] , [73] . This effect had already been analyzed by van der Ziel twenty years ago [61] and has been verified experimentally by Abidi more than ten years ago [70] . Some models have been proposed to account for the velocity saturation effect [71] and hot carrier effects [72] , but they have not been implemented in any compact model yet. More recently, Klein proposed a simple model for the thermal noise that accounts for both velocity saturation and hot carriers and can be easily implemented in a compact model [73] . Klein's noise model was originally developed for a transistor biased in saturation and in strong inversion, but it can be extended to cover weak to strong inversion by rewriting the noise parameter as (19) where is a relaxation time (of the order of 1 ps) used as a fitting parameter and [20] (20) is the normalized ratio with being the inversion factor in saturation [20] . also depends on the bias according to for (strong inv.) for (weak inv.)
This simple model assumes that the carrier velocity is saturated and that the lateral field is equal to the critical field all Fig. 11 . Y parameters for a NQS model using VCCS shown in Fig. 9 . along the channel from source to drain. Although these assumptions are questionable, the resulting model can fit the measured data over bias and geometry [73] .
The noise parameter calculated from (19) is plotted versus the inversion factor in Fig. 13 for a long-and a short-channel device. For long-channel, the second term in (19) becomes negligible and therefore reduces to . For short-channel, increases in strong inversion to about six times the long-channel value. This is in good agreement with the measured data [70] and device simulation data [76] .
C. Induced Gate Noise
At HF, the local channel voltage fluctuations due to thermal noise couple to the gate through the oxide capacitance and cause an induced gate noise current to flow (cf. Fig. 14) [21] , [61] - [68] . This noise current can be modeled by a noisy current source connected in parallel to and having a PSD given by [64] - [66] (22) with and where is a bias-dependent factor that is equal to 4/3 for a long-channel device in saturation and [65] , [66] . Note that PSD is frequency-dependent. Since the physical origin of the induced gate noise is the same as for the channel thermal noise at the drain, the two noise sources and are partially correlated with a correlation factor [61] , [65] , [66] with long-channel (23) where is the cross-power spectral density [21] . Device noise simulations performed for a finger length m have shown that the correlation factor remains mainly imaginary (real part about 10 times smaller than the imaginary part) and that its value is slightly smaller than the long-channel value 0.395 (it typically ranges from 0.35 to 0.3 for for short-channel devices) [75] .
The induced gate noise and, moreover, its correlation to the thermal noise at the drain are not implemented in compact models yet (except for MOS Model 9 that includes the induced gate noise but without the correlation). This is probably not too severe for frequencies much smaller than the device , since besides the thermal noise at the drain, the other most important contributor to the total noise are the substrate and the gate resistances.
D. HF Noise Parameters
The noise at HF is characterized by four parameters: the minimum noise factor [or minimum noise figure   ] , the input referred noise resistance and the optimum source admittance for which the minimum noise figure is obtained [68] . The latter are usually the parameters obtained from measurements. They are not very appealing from a circuit designer's point of view. They prefer to use the parameters related to the noisy two-port equivalent circuit shown in Fig. 15 , namely, the PSD of the input noise voltage source , the PSD of the input noise current source and the correlation admittance accounting for the correlation existing between and . Noise source can also be split into a noise source which is uncorrelated to and a noise source that is fully correlated with (24) where is the correlation factor 7 defined as . The rules to transform , , and into , , , and are given below: 8 (25) and inversely from , , , and into , , and
According to (26) , the smaller the products and are, the smaller is. The noise parameters can be calculated analytically using the simplified small-signal circuit shown in Fig. 16 , where it has been assumed that and leading to the definition . The capacitances and have also been neglected. The following noise parameters are obtained: (27) 7 The correlation factor c denoting the correlation existing between noise sources i and v should not be confused with the correlation factor c accounting for the correlation existing between the induced gate noise and the drain thermal noise. where is the ratio of the noise PSD of the gate resistance to the input referred channel noise and the ratio of the output referred substrate resistance noise PSD to the output referred channel noise (28) where has been used. Parameters and account for the induced gate noise and its correlation to the drain noise (29) Both variables and reduce to when the induced gate noise is ignored ( ). As expected by looking at the schematic of Fig. 16 , the induced gate noise contributes mainly to through the factor , the gate resistance contributes to ,and the channel noise and substrate noise contribute to both and . Substrate noise may typically contribute to 20% of whereas typically contributes to about 5%. It is therefore important to account for the substrate resistance when doing noise calculation and noise optimization.
The noise parameters of an -channel device have been measured and carefully de-embedded using the methodology presented in [68] , [69] , and [74] . The parameters are presented in Fig. 17 and are compared to the results obtained from simulation using the complete subcircuit of Fig. 1 with the additional induced gate noise source added to the subcircuit (but not accounting for the correlation between induced gate noise and drain thermal noise). Also plotted are the results obtained from (27) including the correlation between induced gate noise and channel drain noise. The switches used in the analytical expressions and shown in the legend of Fig. 17 are defined as follows: enables the gate resistance noise, enables the substrate resistance noise, enables the induced gate noise without correlation ( ), and enables the induced gate noise correlation ( ). Fig. 17(a) shows that the gate and substrate resistances strongly affect the minimum noise figure , the optimum noise conductance and the input referred noise resistance . The induced gate noise strongly affects and , but has no effect on . It can also be seen that the effect of the correlation factor on is negligible. From these results, it can be concluded that induced gate noise is not the only contributor to the minimum noise figure, but the gate and, more importantly, the substrate resistance also contribute significantly.
Note that the analytical expressions for the noise parameters give reasonable results below and the discrepancies appearing at HF between the analytical and the measured results mainly come from a wrong frequency behavior due to the very simple equivalent circuit used for the derivation of (27) .
IV. CONCLUSION
The design of RF CMOS integrated circuits requires MOS transistor models that are accurate up and beyond the gigahertz frequency range. The compact models currently available do not account for some important effects caused by components such as the gate resistance and the substrate coupling resistances that strongly affect the behavior of the MOS transistor at gigahertz frequencies. All these effects can be accounted for by adding in a subcircuit all the extrinsic components to the existing compact model which is then used only as the intrinsic part of the device. The RF MOS transistor subcircuit can be made scalable by carefully describing the geometry dependence of all the external extrinsic components, assuming that the intrinsic compact model is also scalable. Although all these components show a bias dependence, it is generally sufficient to account for the bias dependence of the junction and overlap capacitances, leaving the resistances bias-independent. In some case, it might be required to also account for the bias dependence of the gate resistance which is mainly due to the distributed nature of the channel.
Simple expressions for the parameters are derived that give a better insight into the device frequency behavior at HF and also allow for a direct extraction of almost all the RF model parameters. The only effect that this simplified -parameter analysis does not capture is the coupling of the signal from the drain to the source diffusions and to the substrate contacts. This effect mainly affects the output admittance and can be modeled by a simple resistive network. A scalable model for these substrate resistances is proposed that gives excellent results for both n-and p-channels up to 10 GHz. The substrate resistances can be extracted from measurement according to the procedure described in [30] and [31] . The subcircuit presented in this paper has been successfully validated over frequency up to 10 GHz, over geometry and over bias on a 0.25-m CMOS process for both n-and p-channel devices.
NQS operation may be important to model for devices with nonminimum channel length and particularly for p-channel transistors. A simple Spice subcircuit NQS implementation example, using VCCS's, is described. It shows excellent agreement up to 10 GHz with the parameters measured on a p-channel transistor with 0.76-m gate length.
Finally, the different noise sources in the transistor are analyzed, including the induced gate noise. A new model for the channel thermal noise of short-channel transistors accounting for velocity saturation and hot electrons effects is described. The four noise parameters of a simplified MOS transistor model including the induced gate noise, the correlation between the induced gate noise and the drain thermal noise, the substrate resistance noise, and the gate resistance noise are derived. The analytical results as well as the simulation results obtained from the complete subcircuit model are favorably compared to measurements. This analysis also shows that the contribution of the substrate resistances may be significant and should therefore not be neglected as it is often the case.
For some RF applications in the gigahertz range using future deep-submicrometer processes, it may be advantageous to move the operating point of the RF devices from strong inversion to moderate inversion to take advantage of the higher ratio and therefore of the higher current efficiency and benefit from the lower electrical fields within the transistor. This avoids velocity saturation and hot carrier effects, resulting in smaller excess noise factor . It also allows one to take full advantage of the scaling of the transit frequency compared to the scaling when velocity saturation is present. Finally, moderate inversion also better accommodates the more and more stringent low-voltage constraint.
